A low-power pairing-based cryptographic accelerator for embedded security applications

Tom English*, Maurice Keller, Ka Lok Man, Emanuel Popovici, Michel Schellekens, William Marnane

*Corresponding author for this work

Research output: Chapter in Book or Report/Conference proceedingConference Proceedingpeer-review

3 Citations (Scopus)

Abstract

We report on the implementation of an IP core for Pairing-based cryptography. The core performs an elliptic curve cryptographic operation called the Tate Pairing over the field GF(2251). In this paper, we describe the implementation of the design in TSMC 65nm GP CMOS standard cells and the optimisations made for low-power operation. The resulting core computes the pairing in 1.5ms and consumes less than 4mW.

Original languageEnglish
Title of host publicationProceedings - IEEE International SOC Conference, SOCC 2009
Pages369-372
Number of pages4
DOIs
Publication statusPublished - 2009
Externally publishedYes
EventIEEE International SOC Conference, SOCC 2009 - Belfast, Ireland
Duration: 9 Sept 200911 Sept 2009

Publication series

NameProceedings - IEEE International SOC Conference, SOCC 2009

Conference

ConferenceIEEE International SOC Conference, SOCC 2009
Country/TerritoryIreland
CityBelfast
Period9/09/0911/09/09

Fingerprint

Dive into the research topics of 'A low-power pairing-based cryptographic accelerator for embedded security applications'. Together they form a unique fingerprint.

Cite this