Low cost interconnected architecture for the hardware spiking neural networks

Yuling Luo, Lei Wan, Junxiu Liu*, Jim Harkin, Liam McDaid, Yi Cao, Xuemei Ding

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

16 Citations (Scopus)

Abstract

A novel low cost interconnected architecture (LCIA) is proposed in this paper, which is an efficient solution for the neuron interconnections for the hardware spiking neural networks (SNNs). It is based on an all-to-all connection that takes each paired input and output nodes of multilayer SNNs as the source and destination of connections. The aim is to maintain an efficient routing performance under low hardware overhead. A Networks-on-Chip (NoC) router is proposed as the fundamental component of the LCIA, where an effective scheduler is designed to address the traffic challenge due to irregular spikes. The router can find requests rapidly, make the arbitration decision promptly, and provide equal services to different network traffic requests. Experimental results show that the LCIA can manage the intercommunication of the multi-layer neural networks efficiently and have a low hardware overhead which can maintain the scalability of hardware SNNs.

Original languageEnglish
Article number857
JournalFrontiers in Neuroscience
Volume12
Issue numberNOV
DOIs
Publication statusPublished - 21 Nov 2018
Externally publishedYes

Keywords

  • Arbitration scheme
  • Interconnected architecture
  • Networks-on-chip
  • Spiking neural networks
  • System scalability

Fingerprint

Dive into the research topics of 'Low cost interconnected architecture for the hardware spiking neural networks'. Together they form a unique fingerprint.

Cite this