Highly resilient minimal path routing algorithm for fault tolerant Network-on-Chips

Ka Lok Man, Karthik Yedluri, Hemangee K. Kapoor, Chi Un Lei, Eng Gee Lim, Jieming Ma*

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review

1 Citation (Scopus)

Abstract

We develop a routing algorithm for fault tolerant 2-D mesh Network-on-Chips (NoCs) with permanent faults. The proposed approach is adaptive and distributed, and does not require extra circuitry or routing tables for fault tolerance operation. Deadlock handling and multiple hop links checking are included for a robust system operation. We demonstrate the algorithm mechanism using a mesh example.

Original languageEnglish
Pages (from-to)3406-3410
Number of pages5
JournalProcedia Engineering
Volume15
DOIs
Publication statusPublished - 2011
Event2011 International Conference on Advanced in Control Engineering and Information Science, CEIS 2011 - Dali, Yunnam, China
Duration: 18 Aug 201119 Aug 2011

Keywords

  • Fault tolerant
  • Network-on-Chips
  • Routing

Cite this