Digital Power Estimation Flow Combining Academic and Industrial Tools

R. Mehrotra*, T. English, K. L. Man, E. Popovici, M. P. Schellekens

*Corresponding author for this work

Research output: Chapter in Book or Report/Conference proceedingConference Proceedingpeer-review

2 Citations (Scopus)

Abstract

We analyse how a power estimation and optimisation design flow from the academic domain may be integrated into an industrial design flow and how this integration creates an open-source environment in which new techniques can be developed and compared. In this integrated design flow, new tools are introduced and several practical issues such as technology libraries and the use of simulation data to derive realistic power estimation results are addressed. Experimental results (enabling power saving of over 40%) demonstrate the applicability and effectiveness of the integration of the two design flows. The integrated design flow provides a solid platform for future research in logic synthesis, power estimation and power optimisation.

Original languageEnglish
Title of host publication2008 International SoC Design Conference, ISOCC 2008
PagesII89-II92
DOIs
Publication statusPublished - 2008
Externally publishedYes
Event2008 International SoC Design Conference, ISOCC 2008 - Busan, Korea, Republic of
Duration: 24 Nov 200825 Nov 2008

Publication series

Name2008 International SoC Design Conference, ISOCC 2008
Volume2

Conference

Conference2008 International SoC Design Conference, ISOCC 2008
Country/TerritoryKorea, Republic of
CityBusan
Period24/11/0825/11/08

Fingerprint

Dive into the research topics of 'Digital Power Estimation Flow Combining Academic and Industrial Tools'. Together they form a unique fingerprint.

Cite this