A 48V/1MHz Monolithic GaN DC-DC Buck Converter with Sub-20-ns Dead-time Control

Zhuohan Zeng; Pingyu Cao; Sang Lam; Miao Cui

A 48V/1MHz Monolithic GaN DC-DC Buck Converter with Sub-20-ns Dead-time Control

Zhuohan Zeng, Pingyu Cao, Sang Lam, Miao Cui^*

^*Corresponding author for this work

Xi'an Jiaotong‐Liverpool University

Research output: Chapter in Book or Report/Conference proceeding › Conference Proceeding › peer-review

Abstract

Fixed dead-time controlling strategy is widely adopted in conventional converter design, while it suffers from the potential issue of simultaneous conduction under different loading conditions. This work aims to adaptively optimize the dead-time at the monolithic integration level through simulation software, Advanced Design System (ADS). In a 48 V GaN buck converter, the sub-20-ns adaptive low-side dead-time control and high-side dead-time control are achieved at 1 MHz operation frequency. The proposed dead-time control circuit exhibits a maximum efficiency up to 91.4 %, facilitated by the adaptive and self-generated dead-time design.

Original language	English
Title of host publication	2024 The 9th International Conference on Integrated Circuits and Microsystem
Publication status	Accepted/In press - 27 May 2024

Cite this

@inproceedings{884944aa8f074bb89a128a9d0aee8867,

title = "A 48V/1MHz Monolithic GaN DC-DC Buck Converter with Sub-20-ns Dead-time Control",

abstract = "Fixed dead-time controlling strategy is widely adopted in conventional converter design, while it suffers from the potential issue of simultaneous conduction under different loading conditions. This work aims to adaptively optimize the dead-time at the monolithic integration level through simulation software, Advanced Design System (ADS). In a 48 V GaN buck converter, the sub-20-ns adaptive low-side dead-time control and high-side dead-time control are achieved at 1 MHz operation frequency. The proposed dead-time control circuit exhibits a maximum efficiency up to 91.4 %, facilitated by the adaptive and self-generated dead-time design.",

author = "Zhuohan Zeng and Pingyu Cao and Sang Lam and Miao Cui",

year = "2024",

month = may,

day = "27",

language = "English",

booktitle = "2024 The 9th International Conference on Integrated Circuits and Microsystem",

}

TY - GEN

T1 - A 48V/1MHz Monolithic GaN DC-DC Buck Converter with Sub-20-ns Dead-time Control

AU - Zeng, Zhuohan

AU - Cao, Pingyu

AU - Lam, Sang

AU - Cui, Miao

PY - 2024/5/27

Y1 - 2024/5/27

N2 - Fixed dead-time controlling strategy is widely adopted in conventional converter design, while it suffers from the potential issue of simultaneous conduction under different loading conditions. This work aims to adaptively optimize the dead-time at the monolithic integration level through simulation software, Advanced Design System (ADS). In a 48 V GaN buck converter, the sub-20-ns adaptive low-side dead-time control and high-side dead-time control are achieved at 1 MHz operation frequency. The proposed dead-time control circuit exhibits a maximum efficiency up to 91.4 %, facilitated by the adaptive and self-generated dead-time design.

AB - Fixed dead-time controlling strategy is widely adopted in conventional converter design, while it suffers from the potential issue of simultaneous conduction under different loading conditions. This work aims to adaptively optimize the dead-time at the monolithic integration level through simulation software, Advanced Design System (ADS). In a 48 V GaN buck converter, the sub-20-ns adaptive low-side dead-time control and high-side dead-time control are achieved at 1 MHz operation frequency. The proposed dead-time control circuit exhibits a maximum efficiency up to 91.4 %, facilitated by the adaptive and self-generated dead-time design.

M3 - Conference Proceeding

BT - 2024 The 9th International Conference on Integrated Circuits and Microsystem

ER -

A 48V/1MHz Monolithic GaN DC-DC Buck Converter with Sub-20-ns Dead-time Control

Abstract

Fingerprint

Cite this