Pipelined implementations of polar encoder and feed-back part for SC polar decoder

Chuan Zhang; Junmei Yang; Xiaohu You; Shugong Xu

doi:10.1109/ISCAS.2015.7169326

Pipelined implementations of polar encoder and feed-back part for SC polar decoder

Chuan Zhang, Junmei Yang, Xiaohu You, Shugong Xu

Research output: Chapter in Book or Report/Conference proceeding › Conference Proceeding › peer-review

32 Citations (Scopus)

Abstract

In this paper, we first reveal the similarity of polar encoder and fast Fourier transform (FFT) processor. Based on this, both feed-forward and feed-back pipelined implementations of polar encoder are proposed. It is pointed out that the feedback part of SC polar decoder is nothing but a simplified version of polar encoder and therefore can be pipelined implemented also. Moreover, a general approach which uniformly constructs most pipelined polar encoders via folding transformation is proposed. Implementation results have shown that both proposed pipelined polar encoder architectures achieve more than 98.3% complexity reduction and more than 9.86% speed-up compared to the conventional implementation.

Original language	English
Title of host publication	2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	3032-3035
Number of pages	4
ISBN (Electronic)	9781479983919
DOIs	https://doi.org/10.1109/ISCAS.2015.7169326
Publication status	Published - 27 Jul 2015
Externally published	Yes
Event	IEEE International Symposium on Circuits and Systems, ISCAS 2015 - Lisbon, Portugal Duration: 24 May 2015 → 27 May 2015

Publication series

Name	Proceedings - IEEE International Symposium on Circuits and Systems
Volume	2015-July
ISSN (Print)	0271-4310

Conference

Conference	IEEE International Symposium on Circuits and Systems, ISCAS 2015
Country/Territory	Portugal
City	Lisbon
Period	24/05/15 → 27/05/15

Keywords

encoder
folding transformation
pipelined processing
Polar code

Access to Document

10.1109/ISCAS.2015.7169326

Cite this

Zhang, C., Yang, J., You, X., & Xu, S. (2015). Pipelined implementations of polar encoder and feed-back part for SC polar decoder. In 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015 (pp. 3032-3035). Article 7169326 (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 2015-July). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2015.7169326

@inproceedings{533efbf433924a1a8a7abac8d3407e94,

title = "Pipelined implementations of polar encoder and feed-back part for SC polar decoder",

abstract = "In this paper, we first reveal the similarity of polar encoder and fast Fourier transform (FFT) processor. Based on this, both feed-forward and feed-back pipelined implementations of polar encoder are proposed. It is pointed out that the feedback part of SC polar decoder is nothing but a simplified version of polar encoder and therefore can be pipelined implemented also. Moreover, a general approach which uniformly constructs most pipelined polar encoders via folding transformation is proposed. Implementation results have shown that both proposed pipelined polar encoder architectures achieve more than 98.3% complexity reduction and more than 9.86% speed-up compared to the conventional implementation.",

keywords = "encoder, folding transformation, pipelined processing, Polar code",

author = "Chuan Zhang and Junmei Yang and Xiaohu You and Shugong Xu",

note = "Publisher Copyright: {\textcopyright} 2015 IEEE.; IEEE International Symposium on Circuits and Systems, ISCAS 2015 ; Conference date: 24-05-2015 Through 27-05-2015",

year = "2015",

month = jul,

day = "27",

doi = "10.1109/ISCAS.2015.7169326",

language = "English",

series = "Proceedings - IEEE International Symposium on Circuits and Systems",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "3032--3035",

booktitle = "2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015",

}

Zhang, C, Yang, J, You, X & Xu, S 2015, Pipelined implementations of polar encoder and feed-back part for SC polar decoder. in 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015., 7169326, Proceedings - IEEE International Symposium on Circuits and Systems, vol. 2015-July, Institute of Electrical and Electronics Engineers Inc., pp. 3032-3035, IEEE International Symposium on Circuits and Systems, ISCAS 2015, Lisbon, Portugal, 24/05/15. https://doi.org/10.1109/ISCAS.2015.7169326

Pipelined implementations of polar encoder and feed-back part for SC polar decoder. / Zhang, Chuan; Yang, Junmei; You, Xiaohu et al.
2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015. Institute of Electrical and Electronics Engineers Inc., 2015. p. 3032-3035 7169326 (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 2015-July).

Research output: Chapter in Book or Report/Conference proceeding › Conference Proceeding › peer-review

TY - GEN

T1 - Pipelined implementations of polar encoder and feed-back part for SC polar decoder

AU - Zhang, Chuan

AU - Yang, Junmei

AU - You, Xiaohu

AU - Xu, Shugong

PY - 2015/7/27

Y1 - 2015/7/27

N2 - In this paper, we first reveal the similarity of polar encoder and fast Fourier transform (FFT) processor. Based on this, both feed-forward and feed-back pipelined implementations of polar encoder are proposed. It is pointed out that the feedback part of SC polar decoder is nothing but a simplified version of polar encoder and therefore can be pipelined implemented also. Moreover, a general approach which uniformly constructs most pipelined polar encoders via folding transformation is proposed. Implementation results have shown that both proposed pipelined polar encoder architectures achieve more than 98.3% complexity reduction and more than 9.86% speed-up compared to the conventional implementation.

AB - In this paper, we first reveal the similarity of polar encoder and fast Fourier transform (FFT) processor. Based on this, both feed-forward and feed-back pipelined implementations of polar encoder are proposed. It is pointed out that the feedback part of SC polar decoder is nothing but a simplified version of polar encoder and therefore can be pipelined implemented also. Moreover, a general approach which uniformly constructs most pipelined polar encoders via folding transformation is proposed. Implementation results have shown that both proposed pipelined polar encoder architectures achieve more than 98.3% complexity reduction and more than 9.86% speed-up compared to the conventional implementation.

KW - encoder

KW - folding transformation

KW - pipelined processing

KW - Polar code

UR - http://www.scopus.com/inward/record.url?scp=84946197231&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2015.7169326

DO - 10.1109/ISCAS.2015.7169326

M3 - Conference Proceeding

AN - SCOPUS:84946197231

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

SP - 3032

EP - 3035

BT - 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - IEEE International Symposium on Circuits and Systems, ISCAS 2015

Y2 - 24 May 2015 through 27 May 2015

ER -

Zhang C, Yang J, You X, Xu S. Pipelined implementations of polar encoder and feed-back part for SC polar decoder. In 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015. Institute of Electrical and Electronics Engineers Inc. 2015. p. 3032-3035. 7169326. (Proceedings - IEEE International Symposium on Circuits and Systems). doi: 10.1109/ISCAS.2015.7169326

Pipelined implementations of polar encoder and feed-back part for SC polar decoder

Abstract

Publication series

Conference

Keywords

Access to Document

Other files and links

Fingerprint

Cite this