Low complexity minimal instruction set computer design using Anubis cipher for wireless identification and sensing platform

Jia Hao Kong, Li Minn Ang, Kah Phooi Seng

Research output: Chapter in Book or Report/Conference proceedingChapterpeer-review


This chapter presents a low complexity processor design for efficient and compact hardware implementation for WISP system security using the involution cipher Anubis algorithm. WISP has scarce resources in terms of hardware and memory, and it is reported that it has 32K of program and 8K of data storage, thus providing sufficient memory for design implementation. The chapter describes Minimal Instruction Set Computer (MISC) processor designs with a flexible architecture and simple hardware components for WISPs. The MISC is able to make use of a small area of the FPGA and provides security programs and features for WISPs. In this chapter, an example application, which is Anubis involution cipher algorithm, is used and proposed to be implemented onto MISC. The proposed MISC hardware architecture for Anubis can be designed and verified using the Handel-C hardware description language and implemented on a Xilinx Spartan-3 FPGA.

Original languageEnglish
Title of host publicationSecurity and Trends in Wireless Identification and Sensing Platform Tags
Subtitle of host publicationAdvancements in RFID
PublisherIGI Global
Number of pages28
ISBN (Print)9781466619906
Publication statusPublished - 2012
Externally publishedYes

Cite this