Skip to main navigation Skip to search Skip to main content

Charcterizing CPU-FPGA Boundary Cost Across Transformer Partitioning Strategies on Edge SoCs

    • Shanghai Jiao Tong University
    • State Key Laboratory of Integrated Chips and Systems

    Research output: Contribution to journalConference articlepeer-review

    Original languageEnglish
    JournalProceedings of 2026 6th International Conference on Intelligent Technology and Embedded Systsems
    Publication statusAccepted/In press - 12 Aug 2026

    Cite this